

T 0 4 T 3 0 " 0 8 4 2 8 8 6 0

1. A single transistor ferroelectric memory cell, comprising:
- a semiconductor substrate having defined thereon:
 - a first conductive region of a first conductive type;
 - a source region of a second conductive type defined in said first conductive region, said source region sized and configured to comprise a portion of the ferroelectric memory cell and an adjacent ferroelectric memory cell; and
 - a drain region also of a second conductive type defined in said first conductive region, said drain region being spaced apart from said source region such that a channel region comprising a portion of said first conductive region is defined between said source region and said drain region;
 - a gate oxide layer disposed on said semiconductor substrate to cover said drain, channel, and source regions;
 - a ferroelectric gate unit disposed on said gate oxide layer comprising:
 - a bottom electrode in electrical communication with said drain region;
 - a top electrode;
 - a ferroelectric layer disposed between said bottom and said top electrode; and
 - a sealing layer disposed on each side of said ferroelectric gate unit;
 - and

1 an upper conductive layer disposed on said ferroelectric gate unit and a
2 portion of said gate oxide coating such that said upper conductive layer and said
3 top electrode of said ferroelectric gate unit are in electrical communication.
4

5 2. A single transistor ferroelectric memory cell as defined in claim 1,
6 wherein said upper conductive layer comprises polysilicon doped to a conductive state.
7

8 3. A single transistor ferroelectric memory cell as defined in claim 1, further
9 comprising a plurality of shallow isolation trenches defined in the semiconductor
10 substrate.
11

12 4. A single transistor ferroelectric memory cell as defined in claim 1, further
13 comprising a lower polysilicon layer disposed between said gate oxide layer and said
14 bottom electrode, the lower polysilicon layer doped to a conductive state and having a
15 thickness a thickness of from about 500 to 700 Å.
16

17 5. A single transistor ferroelectric memory cell as defined in claim 1,
18 wherein said first conductive region of a first conductive type includes ions implanted
19 therein, said ions taken from the group consisting of B and BF₂.
20

21 6. A single transistor ferroelectric memory cell as defined in claim 1,
22 wherein said source and drain regions of a second conductive type include ions implanted
23 therein, said ions taken from the group consisting of P and As.
24

0044750" 08428860

SUB
32
CMTD.

1 7. A single transistor ferroelectric memory cell as defined in claim 1,
2 wherein said bottom and top electrode are composed of material taken from the group
3 consisting of Pt, Ir, IrO₂, Ru, and RuO, said bottom and top electrode each having a
4 thickness of about 500 to 1,500 Å.

5
6 8. A single transistor ferroelectric memory cell as defined in claim 1,
7 wherein said ferroelectric layer is comprised of material taken from the group consisting
8 of Pb(Zr, Ti)O₃, SrBiTa₂O₉, Pb₅Ge₃O₁₁, and BaTiO₃, said ferroelectric layer having a
9 thickness of about 800 to 2,000 Å.

10
11 9. A single transistor ferroelectric memory cell as defined in claim 1,
12 wherein said sealing layer comprises material taken from the group consisting of Si₃N₄
13 and Al₂O₃.

14
15 10. A single transistor ferroelectric memory cell as defined in claim 1,
16 wherein the spacing between said source region and said drain region is approximately
17 .18 to .35 μm.

SUB
B2
CMT

1 11. A method for forming a single transistor ferroelectric memory cell, the
2 method comprising the steps of:

3 providing a semiconductor substrate;

4 implanting ions in said semiconductor substrate to form a first conductive
5 region of a first conductive type;

6 implanting ions in said first conductive region to form a source region of a
7 second conductive type and a drain region also of a second conductive type, said
8 source region being spaced apart from said drain region such that a channel
9 portion of said first conductive region resides between said source region and said
10 drain region, said source region also disposed such that it comprises a portion of
11 the present ferroelectric memory cell and a portion of an adjacent ferroelectric
12 memory cell;

13 disposing on said channel region, drain region, and at least a portion of
14 said source region a gate oxide layer;

15 disposing on said gate oxide layer a ferroelectric gate unit such that said
16 drain region, said channel region, and at least a portion of said source region are
17 covered thereby, the ferroelectric gate unit comprising:

18 a bottom electrode, said bottom electrode sized and configured to
19 be in electrical communication with said drain region, the drain region
20 also comprising the bit line for the memory cell;

21 a ferroelectric layer; and

22 a top electrode;

23 coating said ferroelectric gate unit and at least a portion of said source
24 region with an upper polysilicon layer such that said top electrode of said

Sub
B2
cm+D.8

1 ferroelectric gate unit is in electrical communication with said upper polysilicon
2 layer; and

3 doping said upper polysilicon layer to a conductive state.

4
5 12. A method for forming a single transistor ferroelectric memory cell as
6 defined in claim 11, further comprising the step of

7 forming on the structure resulting from the previous step a source
8 electrode, a drain electrode and an upper polysilicon layer electrode.

9
10 13. A method for forming a single transistor ferroelectric memory cell as
11 defined in claim 12, further comprising the step of:

12 forming a lower polysilicon layer over said gate oxide layer and beneath
13 said ferroelectric gate unit, the lower polysilicon layer having a thickness of from
14 about 500 to 700 Å;

15
16 14. A method for forming a single transistor ferroelectric memory cell as
17 defined in claim 13, further comprising the step of:

18 doping said lower polysilicon layer to a conductive state.

19
20 15. A method for forming a single transistor ferroelectric memory cell as
21 defined in claim 14, further comprising the step of:

22 isolating the ferroelectric memory cell by defining shallow trenches in the
23 semiconductor substrate.
24

FILED 90" 03428860

SUB
B2B
Cmt-D

1 16. A method for forming a single transistor ferroelectric memory cell as
2 defined in claim 15, further comprising the step of:

3 depositing a sealing layer on each side of said ferroelectric gate unit, said
4 sealing layer comprising material taken from the group consisting of Si_3N_4 and
5 Al_2O_3 .

6
7 17. A method for forming a single transistor ferroelectric memory cell as
8 defined in claim 16, wherein the gate oxide layer comprises SiO_2 .
9

10 18. A method for forming a single transistor ferroelectric memory cell as
11 defined in claim 17, wherein the implanting ions in said semiconductor substrate to form
12 a first conductive region step includes implanting a dopant for taken from the group
13 consisting of B or BF_2 .

14
15 19. A method for forming a single transistor ferroelectric memory cell as
16 defined in claim 18, wherein the implanting ions in said first conductive region step
17 includes implanting a dopant for source and drain regions of second conductive type
18 taken from the group consisting of P and As.
19
20
21
22
23
24

TELEPHONE 333-3333

SUB
B2
CMTD

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

20. A method for forming a single transistor ferroelectric memory cell as defined in claim 19, wherein said bottom and top electrode are composed of material taken from the group consisting of Pt, Ir, IrO₂, Ru, and RuO, said bottom and top electrode each having a thickness of about 500 to 1,500 Å.

21. A method for forming a single transistor ferroelectric memory cell as defined in claim 20, wherein said ferroelectric layer is comprised of material taken from the group consisting of Pb(Zr, Ti)O₃, SrBiTa₂O₉, Pb₅Ge₃O₁₁, and BaTiO₃, said ferroelectric layer having a thickness of about 800 to 2,000 Å.

sub
A2

sub
B2
CMTD.

sub
A3

1
2
3
4
5
6
7
8
9
10
11
13
14
15
16
17
18
19
20
21
22
23
24

22. A ferroelectric memory cell comprising:
a ferroelectric gate unit comprising a top electrode, a layer of ferroelectric material, and a bottom electrode;
a semiconductor substrate having:
a drain;
a source;
a channel;
a gate oxide; and
means for controlling the polarization of said layer of ferroelectric material.

23. A ferroelectric memory cell as defined in claim 22, wherein the means for controlling the polarization of said layer of ferroelectric material comprises an electrical connection between said drain and said bottom electrode of said ferroelectric gate unit.

24. A ferroelectric memory cell as defined in claim 23, wherein the means for controlling the polarization of said layer of ferroelectric material further comprises an upper polysilicon layer deposited on top of said ferroelectric gate unit such that electrical communication is established between said top electrode and said conducting polysilicon layer.

25. A ferroelectric memory cell as defined in claim 22, further comprising a lower polysilicon layer deposited between the ferroelectric gate unit and the gate oxide.

Sub
B2
CMTD

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

26. A method for programming a ferroelectric memory cell having a ferroelectric gate unit comprising a top electrode, a ferroelectric layer, and a bottom electrode, the memory cell also having a semiconductor substrate comprising a source region and drain region of a first conductive type, the source region configured to comprise a portion of the present ferroelectric memory cell and an adjacent ferroelectric memory cell, and a channel between said source region and drain region of a second conductive type, a gate oxide layer being disposed between said semiconductor substrate and said ferroelectric gate unit, and a conductive top layer disposed on said ferroelectric gate unit and at least a portion of said source region, the method comprising the steps of:

applying a positive voltage to the drain region, thereby charging the bottom electrode of the ferroelectric gate unit; and

grounding the conductive top layer, thereby grounding the top electrode of the ferroelectric gate unit and polarizing the ferroelectric layer of the ferroelectric gate unit to a programmed polarization.

27. A method for programming a ferroelectric memory cell as defined in claim 26, wherein the positive voltage applied to the drain region is in the range of about 3 to 8 V.

SUB
32
CMD

1 28. A method for erasing a ferroelectric memory cell having a ferroelectric
2 gate unit comprising a top electrode, a ferroelectric layer, and a bottom electrode, the
3 memory cell also having a semiconductor substrate comprising a source region and drain
4 region of a first conductive type, the source region configured to comprise a portion of
5 the present ferroelectric memory cell and an adjacent ferroelectric memory cell, and a
6 channel between said source region and drain region of a second conductive type, a gate
7 oxide layer being disposed between said semiconductor substrate and said ferroelectric
8 gate unit, and a conductive top layer disposed on said ferroelectric gate unit and at least a
9 portion of said source region, the method comprising the steps of:

10 applying a positive voltage to the conductive top layer, thereby charging
11 the top electrode of the ferroelectric gate unit; and

12 grounding the drain region such that the ferroelectric layer of the
13 ferroelectric gate unit is polarized to an erased polarization.

14
15 29. A method for programming a ferroelectric memory cell as defined in
16 claim 28, wherein the positive voltage applied to the conductive layer is in the range of
17 about 3 to 8 V.
18
19
20
21
22
23
24

FOIT 90" 03423360

Sub
B2
cmr.

1 30. A method for reading a ferroelectric memory cell having a ferroelectric
2 gate unit comprising a top electrode, a ferroelectric layer, and a bottom electrode, the
3 memory cell also having a semiconductor substrate comprising a source region and drain
4 region of a first conductive type, the source region configured to comprise a portion of
5 the present ferroelectric memory cell and an adjacent ferroelectric memory cell, and a
6 channel between said source region and drain region of a second conductive type, a gate
7 oxide layer being disposed between said semiconductor substrate and said ferroelectric
gate unit, and a conductive top layer disposed on said ferroelectric gate unit and at least a
9 portion of said source region, the method comprising the steps of:

10 applying a positive voltage to the conductive top layer;
11 applying a positive voltage to the drain region;
12 grounding the source region; and
13 providing sensing circuitry electrically connected to the ferroelectric
14 memory cell to enable reading of the resulting level of current passing through the
15 channel region.

17 31. A method for programming a ferroelectric memory cell as defined in
18 claim 30, wherein the positive voltage applied to the conductive top layer and the drain
19 region is in the range of about 3 to 8 V.